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Abstract - A low voltage CMOS op amp is presented. The 
circuit uses complementary input pairs to achieve a rail-to-rail 
common mode input voltage range. Special attention has been 
given to the reduction of the op amp’s systematic offset voltage. 
Gain boost amplifiers are connected in a special way to provide 
not only an increase of the low-frequency open-loop gain but 
also a significant reduction of the systematic offset voltage. 
I. INTRODUCTION 
The input offset voltage of a practical operational 
amplifier consists of a random and a systematic part. 
The random errors are caused by random device mis- 
matches. Systematic errors can be considered as errors 
in the design. In CMOS op amp’s, a major source of 
systematic errors is channel length modulation. 
Especially when short channels are used, channel 
length modulation will strongly affect the accuracy of 
current mirrors when the drain voltages of the mirror 
transistors are not equal. In an op amp, the result is an 
offset voltage and often a decrease of the common- 
mode rejection ratio (CMRR) and power supply 
rejection ratio (PSRR). 
In this paper, a completely symmetrical two-stage 
operational amplifier design is presented, resulting in 
a very low systematic offset voltage and improved 
C M R R  and PSRR. The paper is organized as follows. 
In section I1 the input/gain stage of the amplifier is 
presented. Next, in section 111, a floating current source 
is presented which is required in the input stage. The 
output stage and gain boost amplifiers are discussed in 
sections IV and V, respectively. 
n. THE INPUT/GAIN STAGE 
Fig. 1 shows the input/gain stage of the amplifier. 
Complementary differential pairs M7, Mi0 and Mg, M9 
are connected in parallel to obtain a rail-to-rail 
common mode input range. For high common-mode 
voltages only the n-type differential pair operates and 
for low common-mode voltages only the p-type 
differential pair operates. The tail currents Ibl and Ib2 
of these differential pairs are dependent on the 
common-mode input voltage [ 11 in such a way that the 
transconductance of the complete input stage remains 
constant for all common-mode levels. An input stage 
of this type requires a low input offset voltage because 
differences in the offset voltages of the two differential 
pairs have an immediate impact on the CMRR of the 
amplifier [ 1,2,3,4]. 
Current mirrors M3, M4, M5, M6 and Mi 1, M12, Mis, 
Mi6 are used to eliminate the common-mode voltage 
dependent bias currents Ibi and Ib2 and replace them 
by a constant bias current 4. This current has to be 
generated by a floating current source to obtain an 
optimal matching between the currents flowing 
through the upper and lower current mirrors. 
Gain boost amplifiers (GBp and GBn) are often used 
to increase the open-loop gain of the amplifier without 
increasing the number of amplifier stages [ 5 ] .  
Normally, the non-inverting inputs of the gain-boost 
amplifiers are connected to a constant bias voltage. 
Connecting the amplifiers in the way shown in fig. 1 
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results in the same increase of the open-loop gain. 
Furthermore, a significant reduction of the systematic 
offset voltage is obtained, due to the improved 
matching between the drain voltages of transistor pairs 
M3, M4 and Mis, Mi6. 
HI. FLOATING CURRENT SOURCE 
The floating current source IFL consists basically of 
two n-type and two p-type MOSFETs, which form a 
floating current mirror as indicated in fig. 2(a). The 
input current I, of this current mirror flows through M4 
and M6. The level shift voltages Vsi and V B ~  are 
inserted to reduce the voltage drop acros M4 and M6 
and, thus, enable the circuit to operate at lower supply 
voltages. The voltages VBi and V B ~  are approximately 
equal to the threshold voltage of an n-type and p-type 
transistor, respectively. A differential amplifier senses 
the voltage level at the sources of Mi1 and Mi2 and 
adjusts the lower current source Is in order to keep this 
voltage at a fixed level. The complete circuit 
implementation of the floating current source is shown 
in fig. 2(b). 
IV. OUTPUT STAGE 
A well-known class AB output stage [ 11, [6] ,  [7] was 
used. Fig. 3 shows the output stage connected to of the 
inpudgain stage. The output transistors Mi7 and Mi8 
are class AB controlled by adding transistors Mi9 and 
M20 and bias voltages VCN and VCP. 
Due to the class AB control, only a small quiescent 
current flows through the output transistors. For large 
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signal currents, one of the output transistors is kept at 
a minimum current level, while the other output 
transistor provides the signal current. Also, in this 
situation only one of the gain boost amplifiers will 
contribute to the signal gain. For example, for a 
negative output voltage, the current through Mi8 will 
be large while Mi7 conducts a constant minimum 
current (M20 is turned off, all current coming from M6 
flows through Mi9). The amplifier gain is now 
proportional to the impedance at the gate ofMis, which 
is mainly defined by the cascode stage consisting of 
Mi2 and gain boost amplifier GBn. Similarly, for 
positive output voltages the gain will be defined by M6 
and GBp. 
Due to the difference between the device parameters 
of n-type and p-type MOSFETs, the gains of the two 
cascode stages, GBn,Mi2 and GBp,M6, are generally 
not the same. The result is an increased distortion due 
to the asymmetrical gain. In the next section it will be 
shown that the gain boost amplifiers can be 
dimensioned in such a way that the overall amplifier 
gain becomes symmetrical. 
V. THE GAIN BOOST AMPLIFIERS 
For the output stage of fig. 3, the output resistance of 
the cascode stage consisting of M12, M16 and GBn can 
be approximated by: 
Ro,n = A G B ~  . gm12 . ro12 . roi6, (1) 
and implementation (6). 
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Where AGBn is the dc gain of gain boost amplifier GBn. 
For the other cascode stage the output resistance can 
be expressed as: 
Rop = AGBp - gm6 ro6 r04, (2) 
where A G B ~  is the dc gain of GBp. Due to the 
differences between n-type and p-type transistors Ro, 
and Ro,p are not equal to each other, resulting in the 
asymmetrical amplifier gain. 
Fig. 4 shows the implementation of the gain boost 
amplifiers as proposed in [ 51. The gain of the gain boost 
amplifiers is determined by: 
AGB gm101 * [ (gm105 * To105 * ro103) // 
(gm107 . ro107 . ro109) ] 
When the drain source resistances of the saturated 
n-type MOSFETs Mi03 and Mi05 of GBn are chosen 
much larger than the drain source resistances of the 
p-type MOSFETs Mi07 and M109, the product of the 
p-MOS parameters gm107.ro107 and roio9 will 
determine the gain of the gain boost amplifier in the 
n-type cascode stage. The output resistance of the 
cascode stage (1) can then be approximated by : 
Ro,n = gmlol * gm107 roio7 - roio9 - gm12 - r012 r016 
(4) 
(3 ) 
Similarly, the output resistance of the p-type cascode 
stage (2) can be approximated by : 
Rop = gm201 - gm207 * r0207 . r0209 . gm6 . ro6 704 
( 5 )  
The transistor dimensions can now be chosen such that 
we obtain a symmetrical amplifier gain. 
VI. SIMULATION AND MEASUREMENT RESULTS 
Simulations have been performed using PSPICE with 
the level 3 MOS transistor model. The nominal supply 
voltage of the Op Amp was 3 Volts. The simulated 
minimum supply voltage was 2.2 Volts. 
The simulations clearly show the expected improve- 
ment of the systematic offset voltage as a result of the 
floating current source IFL and the special connection 
of the input terminals of the gain boost amplifiers. In 
fact, in the simulations the systematic offset vanishes 
completely. 
The complete operational amplifier will be realized in 
our semi-custom CMOS process. Measurement results 
are expected at the time of the the conference. 
VII. CONCLUSION 
A low-voltage CMOS op amp with rail-to-rail input 
and output ranges has been presented. The amplifier 
vss 
$g. 3 Class AB output stage. 
contains a floating bias current source and specially 
connected gain boost amplifiers in order to minimize 
the systematic offset voltage. Furthermore, the gain 
boost amplifiers have been dimensioned in such a way 
that the overall amplifier gain is symmetrical for 
positive and negative output voltages. 
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